



FIG. 1












FIG. 4A

SWD BLOCK 0		SWD BLOCK 1		SWD BLOCK 2		SWD BLOCK 3
END MAT	SA BLOCK 0	GENERAL MAT 0	SA BLOCK 1	GENERAL MAT 1	SA BLOCK 2	END MAT
SWD BLOCK 0		SWD BLOCK 1		SWD BLOCK 2		SWD BLOCK 3
		1	_	1		1
MWD BLOCK 0		MWD BLOCK 1		MWD BLOCK 2		MWD BLOCK 3

FIG. 4B

IN ACCESSING GENERAL MAT 0:

SWD BLOCK 1: ACTIVATED SA BLOCKS 0,1: ACTIVATED




FIG. 4C

IN ACCESSING END MAT:

SWD BLOCKS 0,3: CONCURRENTLY ACTIVATED SA BLOCKS 0,2: ACTIVATED




FIG. 5A
GENERAL MAT MWD CIRCUIT EXAMPLE







FIG. 5B
END MAT MWD CIRCUIT EXAMPLE










FIG. 9A

DELAYS FOR ALLOCATING BLEQ / SHR⇔SWL TIMING MARGIN ARE REQUIRED:







FIG. 9B
NO DELAYS FOR ALLOCATING BLEQ⇔SWL TIMING MARGIN ARE REQUIRED:







(a) IN ACCESSING GENERAL MAT 1: DATA OUTPUT FROM LIO<1> TO MIO<1> DATA OUTPUT FROM LIO<2> TO MIO<0>

(b) IN ACCESSING END MAT:
DATA OUTPUT FROM LIO<2> TO MIO<0>
DATA OUTPUT FROM LIO<2> TO MIO<1>

FIG. 11A
GENERAL MATS ON BOTH SIDES




FIG. 11B END MAT ON ONE SIDE





FIG. 12



IO<1> AND MIO<1>, LIO<3> AND MIO<2> IN ACCESSING GENERAL MATS 0,2 CONNECT LIO<0> AND MIO<0>, L <u>a</u>

LIO<2> AND MIO<0>, LIO<3> AND MIO<2>, ECTIVELY IN ACCESSING END AND CENTER MATS **@**

FIG. 13A

SIMPLE 1 CROSS POINT SENSE AMPLIFIER ALTERNATELY ARRANGED ARRAY









FIG. 14A
















FIG. 17A



CROSS-SECTION 1-1'

FIG. 17B



CROSS-SECTION 2-2'





FIG. 20






FIG. 22




FIG. 23




FIG. 24

